

Sheet (1, 2, 3, 4, 5, 6, 12, 13, 19, 20, 28)

## Input/Output Organization

(4.1)


The input status bit in an interface circuit is cleared as soon as the input buffer is read? Why?

Solution : →

After reading for the input data, it is necessary to clear the input status flag SNIO before the program begins a new read operation.

(4.2)

address Bus = 18 bit =  $A_{15}-0$



7CA4<sub>H</sub>

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  
0 1 1 1 1 0 0 1 0 1 0 0 1 0 0

XX

A<sub>10</sub> 1010  
B<sub>11</sub> 1011  
C<sub>12</sub> 1100  
D<sub>13</sub> 1101  
E<sub>14</sub> 1110  
F<sub>15</sub> 1111

7CA4<sub>H</sub> = 0111 11 00 1010 0100  
7DA4<sub>H</sub> = 0111 11 01 1010 0100  
7EA4<sub>H</sub> = 0111 11 10 1010 0100  
7FA4<sub>H</sub> = 0111 11 11 1010 0100

Device 1  
Device 2  
Device 3  
Device 4

### Subroutine

A subroutine is called by a program instruction to perform a function needed by the calling program.

يتم استدعاء روتين داخلي برنامجي وذلك بهدف أداء وظيفة معينة للبرنامج الرئيس عند الحاجة اليه.

### Interrupt Service Routine (ISR)

- ISR is initiated by an event such as input operation or hardware error.
- The function it performs may not be related to the program being executed at the time of interruption.
- It must not affect any of the data or status information relating to that program.

ISR يتم تنفيذه عند حدوث أي عملية إدخال أو مخرج أي مشاكل في (Hardware)

ISR : الوظيفة التي تقوم بتنفيذها معالجة البرنامج الرئيس الذي تم مقاطعة أنشائه وعودة في الـ (processor) : لا يؤثر على أي (data) أو على (status) بالبرنامج الرئيس.

4.5

من هذا الجهد لا يمكننا على أن processor لا  
يجب أن (Interrupt) إلى بعد أن نقوم بتنفيذ  
الأمر الذي نقوم بتنفيذه

ماذا لو حدثت وأحتاج (processor) إلى (Interrupt) في  
نصف تنفيذ أمر معين ؟  
Discuss Difficulties that may arise.

If execution of the interrupted instructions is to  
be completed after return from interrupt,  
a large amount of information needs to be  
saved. This includes the contents of any  
temporary registers, intermediate results,  
the address of the next instruction, ... etc

An alternative is to abort the <sup>interrupted</sup> instruction  
and start its execution from the beginning  
after return from interrupt.

In this case →

the results of an instruction must not  
be stored in register or memory location  
until it guaranteed that execution of  
the instruction will be completed  
without interruption.

إذا جاء Interrupt إلى processor أثناء تنفيذ أمر معين  
هناك ① يتم مقاطعة processor بعد إكمال الأمر الذي تنفيذه  
في هذه الحالة لا بد من تخزين كمية كبيرة من البيانات قبل  
مغادرة (Registers) والتعاين ومخاطر الأمر التالي من التنفيذ

الحل ② هو عند مقاطعة (processor) الأمر الذي تم مقاطعة  
بمن إعادة مرة أخرى بعد الرجوع من المقاطعة وهذا  
لا يحتاج إلى تخزين أو معالجة

4.6


problem: Three devices A, B, C

- ✓ Interrupt nesting for devices A and B is not allowed,
- ✓ But interrupt requests from C may be accepted while either A or B is being serviced.

Suggest different ways in which this can be accomplished in each of the following:

(a) the computer has one interrupt-request line


Solution



الرجوع إلى خط (Interrupt) يعيق بضع  
وعند مرور (processor) على أجهزة الترتيب التتالي  
IRQ=1 يعيق بضعه وتسمى (ISR) الخلية


(b) we have 2 lines INTR1 & INTR2  
and INTR1 & INTR2

Solution



4.12

Design a Logic circuit to implement the priority shown in figure 4.8b



الطلبات

$INTR_1$   $\xrightarrow{\text{الترتيب}} \text{INTA}$

Interrupt requests

interrupt acknowledge

note

priority  $INTR_1 > INTR_2 > INTR_3$

Req

a) give a truth table for each of output


equations

$$\begin{aligned} INTA_1 &= INTR_1 \\ INTA_2 &= INTR_2 \cdot \overline{INTA_1} \\ INTA_3 &= INTR_3 \cdot \overline{INTR_1} \cdot \overline{INTR_2} \end{aligned}$$

$INTR_1$	$INTR_2$	$INTR_3$	$INTA_1$	$INTA_2$	$INTA_3$
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	0
1	0	0	1	0	0
1	0	1	1	0	0
1	1	0	1	0	0
1	1	1	1	0	0

## ⑥ Logic circuits


•  $INTA_1 = INTR_1$



•  $INTA_2 = INTR_2 \cdot \overline{INTR_1}$



•  $INTA_3 = INTR_3 \cdot \overline{INTR_1} \cdot \overline{INTR_2}$



⑦ Yes, my design extended easily for more interrupt request lines.


⑧ Add Inputs :-

modify circuit

when Decide : 1  $\xrightarrow{\text{high}}$   $INTA_i = 1$   
Reset : 0  $\xrightarrow{\text{low}}$   $INTA_i = 0$

Design :-

Note  $\Rightarrow$  S-R Flip flop




S	R	Q
0	0	No change
0	1	Reset $Q=0$
1	0	Set $Q=1$
1	1	Not allowed.

$$INTA_1 = INTR_1 \cdot \overline{Q_1} \cdot \text{Decide}$$

$$INTA_2 = INTR_2 \cdot \overline{Q_2} \cdot \overline{Q_1} \cdot \text{Decide}$$

$$INTA_3 = INTR_3 \cdot \overline{Q_3} \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \text{Decide}$$



4.13

(هذه المسألة بها الحل في كتابي)

Design a circuit for rotating priority for selecting one of several requests based on their priority.


Input Lines (Request Lines)

$REQ_1, REQ_2, REQ_3, REQ_4$

priority of :  $REQ_1 > REQ_2 > REQ_3 > REQ_4$

بما أن  $REQ_1$  هي أعلى أولوية من  $REQ_2$  و  $REQ_3$  و  $REQ_4$  الأقل  
الأولوية: فبما أن  $REQ_2$  هي أعلى أولوية من  $REQ_3$  و  $REQ_4$   
الأقل أولوية من  $REQ_3$  و  $REQ_4$

$REQ_3 > REQ_4 > REQ_1 > REQ_2$



Design circuit should include

four grant signals  $\Rightarrow GR_1$  through  $GR_4$   
واحدة فقط من  $GR_1$  إلى  $GR_4$  تكون واحدة في كل مرة  
(Deade) pulse

Whole circuit

Inputs :  $REQ_1, REQ_2, REQ_3, REQ_4$   
Deade

output  $GR_1, GR_2, GR_3, GR_4$



# Solution

حل المسألة

Register

A



نقوم بوضع القيمة في Device  
Grant

A bit output

منه أي رقم

Arbitration Request

BUS 201  
REQ1, REQ2, REQ3, REQ4

Arbitration Grant

201 Device  
GR1, GR2, GR3, GR4

Decide

Falling edge

Current arbitration cycle

Record

Falling edge

Decide

((Grant) Device) على Register A

(new Request) Record

Register B

سوف يأتي على

(Grant) (Request) سوف يؤثر على

Circuit initialization

one bit of Register A is equal to one  
Which will be the output to the highest  
Priority Line.

ex 1

Register A



LSB

A0

E2



REG2

Highest priority

How the circuit works :-

$REQ_1 = 1$

assume that  $REQ_1$  takes the bus  
 $GR_1 = 1$  ,  $E_1 = 0$

$\therefore GR_1 = 1$      $\therefore A_1 = \overline{GR_1} = 0$

$E_2 = \overline{A_1} \cdot (E_1 + REQ_1) \Rightarrow E_2 = 1 \cdot (0 + 1) = 1$

$GR_2 = (\overline{E_2} \cdot REQ_2)$

$GR_2 = (0 \cdot 1) = 0$

2-equations  $\rightarrow$   $\rightarrow$   $\rightarrow$


$E_{i+1} = \overline{A_i} \cdot (E_i + REQ_{i+1})$


$i = i+1 \pmod 4$

$GR_{i+1} = \overline{E_{i+1}} \cdot REQ_{i+1}$

assume  $i=1$

$E_2 = \overline{A_1} (E_1 + REQ_1)$   
 $GR_2 = \overline{E_2} \cdot REQ_2$





initial  $REQ_1=1, E_1=0, GR_1=1$  Case 1:-

4.14. The truth table for a priority encoder is given below.

1	2	3	4	5	6	7	IPL <sub>2</sub>	IPL <sub>1</sub>	IPL <sub>0</sub>	
0	0	0	0	0	0	0	0	0	0	$E_1 + REQ_1 = 1$
1	0	0	0	0	0	0	0	0	1	$E_2 = \overline{A_0} \cdot (E_1 + REQ_1)$
x	1	0	0	0	0	0	0	1	0	
x	x	1	0	0	0	0	0	1	1	
x	x	x	1	0	0	0	1	0	0	$E_3 = [1 \cdot 1] = 1$
x	x	x	x	1	0	0	1	0	1	
x	x	x	x	x	1	0	1	1	0	if $REQ_1=0 \Rightarrow E_2=0$
x	x	x	x	x	x	1	1	1	1	assume $REQ_2=1$

A possible implementation for this priority circuit is as follows:

$$\begin{aligned} \therefore GR_2 &= \overline{E_2} \cdot REQ_2 \\ &= 1 \cdot 1 = 1 \end{aligned}$$

if  $GR_2=1$  &  $REQ_2=0$ .

$$\Rightarrow \therefore A_1=1, A_2=0$$


4.19

Interrupt request Line  $\Rightarrow$  use open collector Scheme, carries a signal that is the logical OR of the requests from all the devices connected to it.

Req:-


is req. Generate a signal that indicates that all devices connected to the bus are ready.

Solution



$$INTR = (INTR_1 + INTR_2 + INTR_3 + \dots + INTR_n)$$

- Each device pull the line down (closes a switch to a ground) when it is not ready
- It open the switches when it is ready
- Thus, the Line will be high when all devices are ready.



4.20


Interrupt request  
↓  
51

device1 device2

what happen if two independent devices are connected to this line?

Solution

The request from one device may be masked by other, because the processor may see only one device Request.



In the case of Figure 4.24, the clock period must be increased to accommodate the maximum propagation delay.

4.28. A possible solution is shown below.

The diagram illustrates a 16-bit data bus system. The address lines  $A_{15}$ ,  $A_9$ , and  $A_8$  are connected to a 7410 3-input NOR decoder. The decoder's output, labeled "Device Selected", is connected to the "Enable" input of a 74245 Tri-state Driver. The "Read/Write" control signal is also connected to the "Enable" input. The Tri-state Driver's inputs are connected to data lines  $D_7$  through  $D_0$ , which are also connected to sensors. The driver's output is connected to the data bus. A clock signal is connected to the driver's clock input. A 7415 4-to-16 decoder is shown on the right, with its output  $D_0$  connected to the driver's output  $D_0$ . A 7404 inverter is also shown on the right.

((+r2-state Buffer))  $\delta$  Control  $\Rightarrow$   $\text{Enable} = 1$

enable = 1

(Read) = 1

(device)

اللَّهُ سَمِيعٌ عَلِيمٌ

Enable = 1

0.1.255

address

Read -

Clock

11